ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2013

An FPGA for a Multibank Memory-Based VLSI Architecture of DVB symbol Deinterleaver

Thotapalli Suneel Kumar[1], Akkupalli Manjula[2]

Assistant professor, Dept. of ECE, PBR VITS, Kavali, A.P, India[1]

M Tech Student, Dept. of ECE, PBR VITS, Kavali, A.P.India[2]

Abstract: An efficient symbol-deinterleaver architecture compliant with the digital-video-broadcasting (DVB) standard is proposed. By partitioning the entire symbol buffer into four separate parts with a special low-conflict access control strategy, the symbol deinterleaver can be implemented with four-bank single-port on-chip memory blocks with slight overhead. By this we can save hardware cost very much compared with the conventional double-buffer approach. In addition, we can also use a look head online circuit of a symbol permutation-address generator, which provides required permutation addresses every cycle to avoid either the use of a lookup table or an extra temporary buffer. As the major part of the entire DVB forward-error-correction decoder, the proposed symbol deinterleaver can contribute a great saving of the overall decoder cost.

Keywords: Digital video broadcasting (DVB), symbol interleaving.

I.INTRODUCTION

The digital-video-broadcasting (DVB) standard [1], [2] is one of the major advanced video broadcasting standards which have been adopted in Europe and many Asian countries. In these areas, due to this new technology, the traditional home television systems will soon be phased out and replaced by the new mobile television service has also emerged. Therefore, the design of efficient DVB receivers has attracted a lot of attention. Among the entire receiver system, the forward-error- correction (FEC) decoder is one of the key modules. The FEC scheme adopted by the DVB standard is based on the concatenated code which consists of a Reed–Solomon (RS) code, convolution interleaving, convolutional code, bitwise interleaving, and symbol interleaving. Many researchers have been devoted to explore the design of convolutional and RS decoders. The design of deinterleavers, due to their relative simplicity in operation, has seldom been addressed. However, the silicon cost of these, particularly the symbol deinterleaver, can occupy more than 35% area of the entire FEC decoders [3]–[5]. Therefore, this paper aims to address the area-efficient VLSI architecture of the symbol deinterleaver.

The remainder of this paper is organized as follows. Section II reviews the DVB interleaving process and discusses the general design issues of the DVB deinterleaver. Section III will address the proposed deinterleaver architecture from the aspects of the buffer and address- generator designs. Some experimental results of the symbol deinterleaver will be provided in Section IV, followed by some conclusion given in Section V.

II. REVIEW OF THE SYMBOLDEINTERLEAVER DESIGN

The DVB symbol interleaving, belonging to the category of the block interleaving scheme, is used to map the v-b words onto the 1512 (2k mode), 3024 (4k mode), or 6048 (8k de) active carriers per orthogonal frequency division multiplexing (OFDM) symbol. The number of words for each block and the number of bits v for each word depend on the OFDM model and the modulation scheme adopted in the system, respectively.

ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2013



Fig1: Block diagram of typical symbol deinterleaver design

Assuming that the data block input to the symbol interleaver is represented as

$$Y^{|} = (y_0{}^{|}.y_1{}^{|}.y_2{}^{|} \dots \dots \dots \dots y_{\mathrm{Nmax}-1}{}^{|}) \text{.....(1)}$$

Permutated to a new data block

$$Y = (y_0.y_1.y_2 \dots \dots \dots \dots y_{Nmax-1}) \text{.....(2)}$$

According to the following definition

$$yH(q) = y_q{}^{|}. \text{ for even symbols for q=0….Nmin-1.....(3)}$$

$$y_q = y_{\mathrm{H(q)}}{}^{|}. \text{ for odd symbols for q=0…. Nmax-1 --------(4)}$$

Where Nmax is equal to 1512, 3024, and 6048 for 2k, 4k, and 8k modes, respectively. H (q) is a special permutation function which can be used to produce a pseudorandom sequence of length Nmax consisting of non repetitive numbers from 0 to Nmax-1.

For the receiver of the DVB signals, it will require a symbol-deinterleaver module to reverse the order of the data back to the original. Fig1 shows the block diagram of the typical symbol-deinterleaver design [4], [6] which consists of two ping-pong symbol buffers. The function of the buffer is to hold an entire incoming symbol of data such that they can be retrieved afterward according to their deinterleaving order. Each buffer can be realized by an on-chip SRAM block with Nmax cells and accessed under the control of the associated address generator. The storing and fetching pattern of the data will vary with the even and odd symbols. For even symbols, the buffer operations can be described by

$$mem_{even}\ (q) = y_q; \quad \text{for q=0…. Nmax-1.....(5)}$$

$$y_q{}^{|} = mem_{even}(\mathrm{H(q)}); \quad \text{for q=0…. Nmax-1..... (6)}$$

While for the odd ones they can be described as

$$mem_{odd}\ (\mathrm{H(q)}) \neq y_q; \quad \text{for q=0….Nmax-1..... (7)}$$

$$y_q{}^{|} = mem_{odd}(q); \quad \text{for q=0…. Nmax-1....(8)}$$

Since only either a memory read or memory write operation will take place at any time for each buffer, the port number for the on-chip SRAM used for the buffer can be only one. In addition, the size of each memory cell required is equal to the word length of the deinterleaved data, which is usually multiple of the word length v of the original transmitted data. It depends on the number of bits used to sample the received data at the receiver. Due to the noise incurred during the transmission, the receiver will usually sample more bits for the better recovery of the data.Fig.1, two separate buffers dedicated to the even and odd symbols are employed. These ping-pong buffers, however, can be further replaced by a single buffer if their operations can be synchronized properly. It can be observed from (2) and (3) that the write address of the q th input data of the current symbol and the read address of the q th output data of the previous symbol are the same. They are both equal to q if the current symbol is even and H (q) if the current symbol is odd. Therefore, if the q th data write and q th data read operations can be scheduled to the neighbouring time slots, the number of buffers as well as the sets of address generators required can be reduced from two to one. However, the memory port counts for the single buffer will increase to two since one memory read and one memory write operation will occur every cycle.In Fig.1, two types of address generators are used for the control of data accesses. The block q_gen can produce the sequential sequence order 0,1, 2 . . , while the block Hq_gen can produce the permutated

ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2013

Sequence order H (0), H (1),H (2), ... The q_gen module can be simply realized by a single adder; however, the implementation of Hq_gen is much more complicated.
The definition of the permutation function H (.) according to [1] and [2] is generated by the following algorithm:

$$q=0, \text{for } (\ i=0\ \ i< Mmax;\ \ i= i+1$$
$$\{H(q) = i \log 2\ \ Nr\text{-}1 + \sum_{j=0}^{Nr-2} R_i(j)2^j;$$
$$\text{If } H(q)\ <\ Nmax\ )q = q+1\ \}$$



Fig 2. Symbol interleaver address-generation scheme for the 8k mode

Here, Mmax equals 2048, 4096, and 8192 for 2k, 4k, and 8k modes, respectively. In addition, Nr is equal to log2Mmax. The Hq_gen module can be directly realized by a lookup table which contains all the possible precomputed H (.) values. However, the cost of this implementation will be very high because the table will have to contain 10 584 entries in total for different OFDM modes. A more efficient implementation is to generate the address online by the logic circuits, as shown in Fig. 2 and given in [1] and [2]. The term Ri shown in (4) can be represented by WP(Ri'), where Ri' can be iteratively derived from H(R'i-1).Here H(.) denotes the function of a linear-shift-feedback-register(LFSR)operation used to generate a pseudorandom number sequence stored in register R'. The contents of register R0 will be transformed by a wire-permutation function WP(.) to another value R which will be appended with an additional signal produced by a toggle register T to form a candidate value for the next H (1) result. This candidate value can be as large as Mmax-1 such that it will be discarded if it exceeds the bound of Nmax. The main drawback of this online address-generator circuit is that it cannot guarantee that a valid next H (.) value will be produced each cycle. Therefore,once the generation of a valid H(.) is postponed, it will further affect the writing and reading of the deinterleaved data and cause the requirement of the additional input–output buffering circuits.

III. PROPOSED DESIGN OF SYMBOL DEINTERLEAVER

As described in the previous section, there are two main issues for the design of a symbol deinterleaver conforming to the DVB Standard. The first one is the design of a symbol buffer, and the other one is the design of the Hq_gen. In the following, our proposed design methods for these two modules will be described in detail. Fig.3 shows the overall architecture of the proposed DVB symbol deinterleaver.
The first one is the design of a symbol buffer, and the other one is the design of the Hq_gen module. In the following, our proposed design methods for these two modules will be described in detail. Fig. 3 shows the overall architecture of the proposed DVB symbol deinterleaver.

ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2013



Fig 3. Overall architecture of the proposed symbol-deinterleaver design

Table 1: Data stored at the address j for each Memory bank

Bank			Data Set	
Number	**Name**	**Size**	**Even Symbol**	**Odd Symbol**
#1	**EL**	**2048**	e_{2xj}	$O_H^{-1}{}_{(2xj)}$
#2	**OL**	**2048**	e_{2xj+1}	$O_H^{-1}{}_{(2xj+1)}$
#3	**EH**	**1024**	$e_{2xj+Mmax/2}$	$O_H^{-1}{}_{(2xj+Mmax/2)}$
#4	**OH**	**1024**	$e_{2xj+Mmax/2+1}$	$O_H^{-1}{}_{(2xj+Mmax/2+1)}$

A. Design of Symbol Buffer:

The symbol buffer is used to store the incoming symbol of data in order to generate the deinterleaved output sequence afterward. As shown in Fig. 1, two separate buffers can be used, and each buffer is realized by a single-port SRAM Block. The other approach is to use only a single buffer, but the buffer has to be realized by a dual-port SRAM block. This paper proposes a more efficient design of the buffer by using multibank single-port SRAM blocks. As shown in the proposed DVB symbol deinterleaver in Fig. 3, the proposed symbol buffer consists of four single-port SRAM blocks. The size of the first two memory banks is 2048 words, while the size of the last two is 1024 words. These four banks are labeled by *EL*, *OL*, *EH*, and *OH* because they are responsible for the storage of *even-low*, *odd-low*, *even-high*, and *odd-high* indexed data in a symbol. Table I lists the detailed data-storage method of each bank. The proposed data distribution over the banked memory blocks can help reduce the possibility that the buffer data read and write operations occur on the same memory bank. For example, when buffering the input even symbol, the data will be written to the memory in a sequential order. Therefore, for the first (Mmax/2) data, the memory banks *EL* and *OL* will be accessed alternately, while for the remaining data, the memory banks *EH* and *OH* will be accessed alternately. Since the previous odd symbol data stored in the buffer will be fetched out while buffering the input even symbol, the memory read and write operations can just take place alternatively in two separate memory banks.

The buffering of the input odd symbol data will be more complex compared with that of the even symbol because they are written following the permutated order. The division of the memory banks according to the even and odd indexed data can work perfectly for buffering the even symbol; however, such ideal division does not exist for the odd symbol such that the chances of the memory read and write accesses to the same memory bank cannot be eliminated. In order to solve the bank conflict, our memory banks are also divided according to whether the index of the stored data is larger than (Mmax/2) or not. This division can help in reducing the possibility of bank conflict because, according to the permutation function generation algorithm shown in Fig.2, there will be no consecutive accesses to the memory location over (Mmax/2) due to the operation of toggle bit. On the other hand, consecutive accesses to the lower

ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2013

memory location below (Mmax/2) can indeed happen and result in a bank conflict. In such situation, we will give a higher priority to the memory read operation to avoid memory congestion. However, the input data which cannot be written to the memory due to the conflict have to be, in turn, temporarily stored into a first-in–first-output (FIFO) buffer, as shown in Fig. 3. To avoid too many data being accumulated in FIFO, multiple data in FIFO have to be written to the memory simultaneously if possible. In our proposed design, at most two sets of data will be written to those banks which are idle. The detailed operation can be represented by the pseudocode shown in Fig. 4. The function (bank i) returns the bank number which the address belongs to. Table II illustrates the detailed operations for the first several clock cycles. According to our simulation result, the maximum number of data stored in FIFO for the deinterleaving operation of 2k, 4k, and 8k modes is 15, 12, and 31, respectively, assuming that the consecutive Nmax input data enter the deinterleaver. Therefore, a FIFO of size 31 will be used in our symbol deinterleaver.

B. Design of Permutation Function Generator

As mentioned before, the main drawback of the permutation-function- generator circuit shown in Fig. 2 is that it cannot guarantee a valid address to be generated every cycle because the range of permutated pseudo numbers created may exceed the maximum address bound. If the valid address cannot be generated at the cycle when there is data entering the buffer, the data cannot be written into the buffer and has to be stored in some other temporary registers instead. Similarly, the data fetch operation of the previous symbol in the buffer will also be affected by the invalid address cycle. The invalid address will occur 2144 times during the 8192 processing cycles for an 8k symbol, which will lead to a large extra temporary register overhead. Therefore, how to guarantee the timing production of valid permutation addresses each cycle is very important. The output generated by the circuit shown in Fig. 2 is not always valid because it will sometimes exceed the address bound. However, it can be verified from (4) that, if the current output is not valid, the next generated value will definitely be valid due to the operation of toggle bit .Based on this observation, a look ahead permutation-address generation algorithm can be adopted, as shown in Fig. 5(a) and the corresponding circuit diagram in Fig. 5(b), where two candidate next addresses A1 and A2 are produced each cycle.
If A1 is valid, it will be the next address output; otherwise, A2 will be chosen. The proposed design methodology can be further extended for the implementation of the Hq_gen module used in Fig.3 , where two valid addresses may be required in one cycle. Three candidate addresses will be generated based on the LSFR, and only two of them will be selected.

$q_R = 0;\ q_w = 0;\ S_{type} = 0;$
for (t=0; t<M_{max}; t + +){
if($S_{type} = 0$){//even symbol in;odd
Symbol out ra = q_R; wal=q_w; wa2=q_w+1;}
else {// odd symbol in: even symbol out
ra= H(q_R); wa1= H(q_w); wa2 =H(q_w+1);}
if(in_valid()){//new input y_{in} arrives
y_{out}=mem(ra); FIFO_push(y_{in});}
if(bank(ra)!= bank(wa1)){// no bank conflict
if(!FIFO_empty()) mem(wa1)= FIFO_pop();
q_w++;}
elseif((bank(ra)!=bank(wa2))&&(bank(wa1)!=bank(wa2)))}
if(!FIFO_empty()) mem(wa2) = FIFO_pop();
q_w++;}
q_R++;

if((q_R== Nmax)&&(q_w ==Nmax))}{//end of symbol

$q_R = 0;\ q_w = 0; S_{type} = 1 - S_{type};$ t = 0 ;}

Algorithm 1: Algorithm for the data read and write operations used in the proposed symbol-deinterleaver architecture.

ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2013

Table 2: Detailed operations of the proposed symbol buffer for 8K mode

	IN:even symbol,OUT:oddsymbol					IN:odd symbol,OUT:even symbol										
Cycle	0	1	2	3	…	0	1	2	3	…	28	29	30	31	32	33
Read	0	1	2	3	…	0	4096	128	4128	…	1712	216	4643	3204	4408	2147
Bank	EL	OL	EL	OL	…	EL	EH	EL	EH	…	EL	EL	OH	EL	EH	OL
1st write		0	1	2	…		0	4096	128	…	4167		1712		216	3204
Bank		EL	OL	EL	…		EL	EH	EL	…	OL		EL		EL	EL
2nd write					…					…					4643	4408
Bank					…					…					OH	EH
Data_in	Y_0^e	Y_1^e	Y_2^e	Y_3^e	…	Y_0^o	Y_1^o	Y_2^o	Y_3^o	…	Y_{28}^o	Y_{29}^o	Y_{30}^o	Y_{31}^o	Y_{32}^o	Y_{33}^o
Data_out	Y_0^o	Y_6^o	Y_{1624}^o	Y_{4040}^e	…	Y_0^e	Y_{4096}^e	Y_{128}	Y_{4128}^e	…	Y_{1712}^e	Y_{216}^e	Y_{4643}^e	Y_{3204}^e	Y_{4408}^e	Y_{2147}^e
output	Y_0'	Y_1'	Y_2'	Y_3'	…	Y_0'	Y_1'	Y_2'	Y_3'	…	Y_{28}'	Y_{29}'	Y_{30}'	Y_{31}'	Y_{32}'	Y_{33}'

q=0;

for (i=0; i<Mmax; i++){

$R1^{|} = LSFR(R^{|})$; $R2^{|}=LSFR(LSFR(R^{|}))$;

$$A1= i_{mod2}. 2^{Nr-1}+ \sum_{j=0}^{Nr-2} WP(R')_j. 2^j;$$

$$A2= ((i+1)_{mod2}. 2^{Nr-1}+ \sum_{j=0}^{Nr-2} WP(R1')_j. 2^j;$$

If(A1<Nmax) { H(q) = A1; R'=R1';}

Else { H(q) = A2; R'=R2'; i=i+1;}

q = q+1;}

fig(a)



(b)

Fig. 5. Proposed design of the permutation function generator: (a) the proposed lookahead algorithm and (b) the detailed circuit diagram for 8k mode.

ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2013

IV. EXPERIMENTAL RESULTS

From below tables it is clear that the proposed design is area efficient when compared with the existing design with an area saving of 28% which reduces the Hardware design cost. It avoids the extra use of a temporary buffer, due to this Speed of the operation is also increased.

Table 3: Proposed method design summary

Device Utilization Summary (Estimated values)			
Logic Utilization	**Used**	**Available**	**Utilization**
Num Of Slices	196	54576	0%
Num Of Slice Flip Flops	74	218	33%
Num Of 4 input LUTs	96	27283	0%
Number Of Bonded IOBs	44	218	20%
Number of Block RAM/FIFO	4	116	3%
Num Of GCLKs	2	8	12%

Simulation Results

Symbol Detection:



ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2013

Buffer:



FIFO:



Linear Feedback Shift Register (LFSR):



ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2013

V. CONCLUSION

An efficient VLSI design of the Symbol deinterleaver based on multibank single-port memory architecture. By the proposed data partitioning and access approach, the chance of memory conflict can be highly reduced such that only one additional FIFO of length 31 is required. About 30% savings of hardware cost can be achieved compared with the traditional approach. This paper also addressed the look ahead DVB permutation address generator which can supply a valid address per cycle to avoid the extra use of a temporary buffer.
In future the same deinterleaver can be used to supply a valid address per cycle by using conventional low power techniques.

REFERENCES

[1] Digital Video Broadcasting (DVB): Framing Structure, Channel Coding and Modulation for Digital Terrestrial Television, EN 300 744 Vl.4.1., Jan. 2001,ETSI.
[2] Digital Video Broadcasting (DVB): Transmission System for Handheld Terminals DVB-H), EN 302 304 VI.1.1., Nov. 2004, ETSI.
[3] C. Del Toso, P. Combelles, J. Galbrun, L. Lauer, P. Penard, P. Robertson, F. Scalise, P.Senn, and L. Soyer, "0.5-□m CMOS circuits for demodulation and decoding of an OFDM-based digital TV signal conforming to the European DVB-T standard," IEEE J.Solid-State Circuits, vol. 33, no. 11, pp. 1781–1792, Nov. 1998.
[4] L.-F. Chen and C.-Y. Lee, "Design of a DVB-T/H COFDM receiver for portable video applications," IEEE Commun. Mag., vol. 45, no. 8, pp. 112–120, Aug. 2007.
[5] Y.-N. Chang, "Design of an efficient memory-based DVB-T channel decoder," in Proc. IEEE Int. Symp. Circuits Syst., Kobe, Japan, May 2005, pp. 5019–5022.
[6] L. Horvath, I. Dhaou, H. Tenhunen, and J. Isoaho, "A novel highspeed reconfigurable demapper symbol deinterleaver architecture for DVB-T," in Proc. IEEE ISCAS, Orlando, FL,Jun. 1999, vol. 4, pp. 382–385.

BIOGRAPHY

Mr. Suneel Kumar Thotapalli , M.Tech VLSI Design has been working as an Assistant Professor in ECE DEPT,PBR VITS, JNTUA, Kavali,Nellore (Dt.), A.P, INDIA since 2011.He has published over 10 papers in various national and international journals and conferences.

Ms. Manjula Akkupalli is a Project Associate pursuing her M.Tech Degree with VLSI Design specialization at the department of Electronics and Communication Engineering, PBRVITS, JNTUA, Kavali, Nellore(Dt.),A.P , INDIA.